AN991

Using the Serial Peripheral Interface to Communicate Between Multiple Microcomputers

As the complexity of user applications increases, many designers find themselves needing multiple microprocessors to provide necessary functionality in a circuit. Communication between multiple processors can often be difficult, especially when differing processors are used. A possible solution to this problem is usage of the serial peripheral interface (SPI), an interface intended for communication between integrated circuits on the same printed wire board. The MC68HC05C4 is one of the first single-chip microcomputers to incorporate SPI into hardware. One advantage of the SPI is that it can be provided in software, allowing communication between two microcomputers where one has SPI hardware and one does not. Special interfacing is necessary when using the hardware SPI to communicate with a microcomputer that does not include SPI hardware. This interface can be illustrated with a circuit used to display either temperature or time, that incorporates both a MC68HC05C4 and a MC68705R3. The MC68HC05C4 monitors inputs from a keypad and controls the SPI data exchange, while the MC68705R3 determines temperature by performing an analog-to-digital conversion on inputs from a temperature sensor and controls the LED display. Communication between the microcomputers is handled via SPI, with the MC68HC05C4 handling exchanges in hardware, and the MC68705R3 handling them in software.

Usage of software SPI can be expanded to include circuits where the single-chip implementing the SPI in software controls the data exchange, and those in which neither single-chip has hardware SPI capability. Minor modifications to the SPI code are necessary when data exchanges are controlled by the software.

Debugging designs including multiple processors can often be confusing. Some of the confusion can be alleviated by careful planning of both the physical debugging environment and the order in which software is checked.

SERIAL PERIPHERAL INTERFACE

Communication between the two processors is handled via the serial peripheral interface (SPI). Every SPI system consists of one master and one or more slaves, where a master is defined as the microcomputer that provides the SPI clock, and a slave is any integrated circuit that receives the SPI clock from the master. It is possible to have a system where more than one IC can be master, but there can only be one master at any given time. In this design, the MC68HC05C4 is the master and the MC68705R3 is the slave. Four basic signals, master-out/slave-in (MOSI), master-in/slave-out (MISO), serial clock (SCK), and slave select (SS), are needed for an SPI. These four signals are provided on the MC68HC05C4 on port D, pins 2-5.

SIGNALS

The MOSI pin is configured as a data output on the master and a data input on the slave. This pin is used to transfer data serially from the master to a slave, in this case the MC68HC05C4 to the MC68705R3. Data is transferred most significant bit first.

Data transfer from slave to master is carried out across the MISO, master-in/slave-out, line. The MISO pin is configured as an input on the master device and an output on the slave device. As with data transfers across the MOSI line, data is transmitted most significant bit first.

All data transfers are synchronized by the serial clock. One bit of data is transferred every clock pulse, and one byte can be exchanged in eight clock cycles. Since the serial clock is generated by the master, it is an input on the slave. The serial clock is derived from the master's internal processor clock, and clock rate is selected by setting bits 0 and 1 of the serial peripheral control register to choose one of four divide-by values. Values for the MCUs crystal oscillators and the SPI divide-by must be chosen so that the SPI clock is no faster than the internal processor clock on the slave.

The last of the four SPI signals is the slave select (SS). Slave select is an active low signal, and the SS pin is a fixed input which is used to enable a slave to receive data. A master will become a slave when it detects a low level on its SS line. In this design, the MC68HC05C4 is always the master, so its SS line is tied to VDD through a pull-up resistor.

REGISTERS

Three registers unique to the serial peripheral interface provide control, status, and data storage.

The Serial Peripheral Control Register (SPCR), shown below, provides control for the SPI.

	7	6	5	4	3	2	1	0	
\$0A	SPIE	SPE	_	MSTR	CPOL	СРНА	SPR1	SPRO	SPCR
RESET	0	0	0	0	0	1	U	U	

SPIE-Serial Peripheral Interrupt Enable

0 = SPIF interrupts disabled

1 = SPI interrupt if SPIF = 1

SPE-Serial Peripheral System Enable

0 = SPI system off

1 = SPI system on

MSTR-Master Mode Select

0 = Slave mode

1 = Master mode






Figure 1. Data Clock Timing Diagram

CPOL-Clock Polarity

When the clock polarity bit is cleared and data is not being transferred, a steady state low value is produced at the SCK pin of the master device. Conversely, if this bit is set, the SCK pin will idle high. This bit is also used in conjunction with the clock phase control bit to produce the desired clock-data relationship between master and slave. See Figure 1.

CPHA-Clock Phase

The clock phase bit, in conjunction with the CPOL bit, controls the clock-data relationship between master and slave. The CPOL bit can be thought of as simply inserting an inverter in series with the SCK line. The CPHA bit selects one of two fundamentally different clocking protocols. When CPHA = 0, the shift clock is the OR of SCK with \overline{SS} . As soon as \overline{SS} goes low the transaction begins and the first edge on SCK involves the first data sample. When CPHA = 1, the \overline{SS} pin may be thought of as a simple output enable control. Refer to Figure 1.

SPR1 and SPR0-SPI Clock Rate Selects

These two serial peripheral rate bits select one of four baud rates (Table 1) to be used as SCK if the device is a master; however, they have no effect in the slave mode.

Table 1. Serial Peripheral Rate Selection

SPR1	SPR0	Internal Processor Clock Divide By
0	0	the than 2 point of
0	1	4
1	0	16
1	1 1	32

Data for the SPI is transmitted and received via the Serial Peripheral Data Register (SPDR). A data transfer is initiated by the master writing to its SPDR. If the master is sending data to a slave, it first loads the data into the SPDR and then transfers it to the slave. When reading data, the data bits are gathered in the SPDR and then the complete byte can be accessed by reading the SPDR.

DEMONSTRATION BOARD DESCRIPTION

A keypad input from the user is used to choose the output display function. The MC68HC05C4 monitors the keypad, decodes any valid inputs, and sends the data to the MC68705R3. If the user has requested a temperature display, the MC68705R3 sends a binary value of temperature in degrees farenheit to the MC68HC05C4, where the value is converted to a celcius binary coded decimal value and returned to the MC68705R3 to be displayed. The LEDs are common anode displays and are driven directly off of port B on the MC68705R3. If the user desires the circuit to function as a real-time clock, a starting time must be entered and transmitted from the MC68HC05C4 to the MC68705R3. Once the clock has been initialized, the MC68705R3 updates the clock every minute. Clock values are stored in memory, and when the circuit is functioning as a thermometer, the values in memory are updated as required to maintain clock accuracy.

USING THE A/D CONVERTOR TO MONITOR TEMPERATURE

Temperature monitoring is performed by the Motorola MTS102 silicon temperature sensor and the LM358 Dual Low-Power Operational Amplifier, as shown in the schematic in

MOTOROLA 2 AN991

the temperature sensor can be performed by adjusting the variable resistor to produce a display of \$00 after a piece of ice has been placed on the temperature sensor for approximately one minute. A 00 display results from a value of \$50 in the ARR, so the variable resistor should be adjusted until this value is reached.

COMMUNICATION CONSIDERATIONS

In this application, an SPI read or write is initiated via an interrupt from the MCU desiring to write data. When any of

MC68HC05C4 master. When the MC68705R3 is ready to send data, it interrupts the MC68HC05C4 via the MC68HC05C4's IRQ line. The MC68HC05C4 then writes to its serial peripheral data register to initiate the transfer and shifts in data bits sent from the MC68705R3 until the SPIF bit goes high. While the MC68HC05C4 is writing to its SPDR, the MC68705R3 program is setting a bit counter to 8. When it detects a clock pulse on the SCK pin, the data register is rotated left one bit, placing the MSB in the carry. The MOSI pin is then set equal to the carry bit, the bit counter is decremented and, if it is greater than zero, the process is repeated.

Figure 2. Serial Peripheral Interface Demonstration Schematic




Figure 3. A/D Block Diagram

ADDITIONAL USES OF SPI

Many variations of this usage of the SPI are possible. The three possibilities are hardware SPI at both master and slave, software SPI at the master and hardware at the slave, and software SPI at both master and slave. Table 1 shows the various MCUs that have SPI implemented in hardware.

SPI is fairly straightforward in a circuit where both master and slave have hardware SPI capability. In this case, the MCUs are connected as shown in Figure 4. Figure 4a illustrates a single master system, and Figure 4b shows a system where either MCU can be system master. When both master and slave have SPI capability in hardware, data transfers can be handled full duplex. For a single master system, both master and slave write the data to be transferred to their respective serial peripheral data registers. A data transfer is initiated when the master writes to its serial peripheral data register. A slave device can shift data at a maximum rate equal to the CPU clock, so clock values must be chosen that allow the slave to transfer data at a rate equal to the master's transfer rate. In a multiple master system, the master must pull the slave's SS line low prior to writing to its serial peripheral data register and initiating the transfer.

PROGRAMMING A MASTER FOR SOFTWARE SPI

When the master in an SPI system does not have hardware SPI capabilities, the resulting system is quite different. An SPI system with a master providing the SPI in software is shown in Figure 5. This system only requires two lines between the microcomputers; data and clock. A slave select line can be added for use with multiple slaves. If operated with one data line, the SPI will function half-duplex only. Data is stored in a register, rotated left one bit at a time, and a port pin is set equal to the data bit. The master then provides the serial clock by toggling a different port pin. A bit counter must also be used to count the eight bits in the byte. Bit manipulation instructions are very useful for implementing SPI in software.

One possible software implementation for a write from the master to the slave is shown below.

DATA OUT	PORT	C pin 0				
SCK	PORTC pin 1					
		LDX #\$08	Bit counter			
		LDA DATA	Put data in register A			
	RPT	ROLA	Shift a data bit into carry			
		BCS SET	Check for a 1			
		BCLR 0, PORTC	Set data out line to 0			
	CLK	BSET 1, PORTC				
		BCLR 1, PORTC	Toggle clock pin			
		DECX	Check for end of byte			
		BNE RPT	If not, repeat			
	SET	BSET 0, PORTC	Set data out line to 1			
		BRA CLK	Go to clock			

Full duplex operation requires a second data line. One port pin is then devoted to data-out and one to date-in. Data transfer from slave to master is accomplished immediately before the SCK pin is toggled. The state of the data-in pin is tested, and the carry is then set equal to the data-in pin. This value is then rotated in to a result register. The modified code is shown below.

DATA OUT	PO	ORTC pin 0	
SCK	P	ORTC pin 1	
DATA IN	P	ORTC pin 2	
		LDX #\$08	Bit counter
		LDA DATA	Put data in register A
		BCLR 1, PORTC	Clear clock pin
	RPT	ROLA	Shift a data bit into carry
		BCS SET	Check for a 1
		BCLR 0, PORTC	Set data out line to 0
		BSET 1,PORTC	Set clock pin
	DIN	BRCLR3,PORTC,CLK	Check state of data
	CLK	ROL DATAIN	Rotate input data one bit
		DECX	Check for end of byte
		BNE RPT	If not, repeat
	SET	BSET 0,PORTC	Set data out line to 1
		BRA DIN	Go to data input




Figure 4a. Single Master SPI




Figure 4b. Multiple Master SPI




Figure 5. Software SPI

REPORT AND WHITE IS SET TO EIGHT, the slave polls its SCK pin waiting for a clock transition, once it perceives a clock it checks its data-in pin, sets the carry equal to the data and rotates the carry into a results register. One possible code implementation is shown in the previous timing example.

Converting this to full duplex operation requires the addition of a write from slave to master. The slave rolls a data register to place the data bit to be sent into the carry, and the data-out pin is set equal to the carry. These actions occur prior to the read of data from the master. With these modifications, the code looks as shown below.

			- E	
DATA OUT		PORTC pi	n 6	
DATA IN	1	PORTC pi	n 5	
SCK		PORTC pi	in 4	
		LDA	#\$08	
		STA	BITCT	Set bit counter
	AGN	BRSET	4,PORTC,*	Wait for clock
		ROL	RES1	Shift data to send
		BCS	SET1	Check data status
		BCLR	6,PORTC	If 0, clear data out
		BRCLR	4,PORTC,*	Wait for clock transition
		BRSET	5,PORTC,STR	Check input data status
	STR	ROL	RESULT	Store in result
		DEC	BITCT	Check for end of byte
		BNE	AGN	

DEBUGGING TIPS

Debugging a circuit containing two microcomputers presents various problems not evident when working with a single microcomputer circuit. The first problem is simultaneously providing emulation for both microcomputers. Once emulation capability is arranged, the designer needs to keep track of the progress of each single-chip, and monitor how the actions of one affects the actions of the other.

what easier to keep track of the concurrent operations if one side of the prototype board is devoted to each single-chip and the majority of peripherals they each must interface with, and the emulator for that microcomputer is placed to that side of the printed circuit board.

Before starting simultaneous debugging, it is best to individually debug the code for each microcomputer wherever possible. Once it becomes necessary for the microcomputers to communicate with one another, halt one of the microcomputers anytime they are not actually talking and work with the remaining microcomputer. As the debugging progresses, keep in mind that an error in the function of one single-chip does not necessarily indicate an error in the corresponding code for that single-chip, but rather, the error may have been caused by an incorrect or unintended transmission from the other single-chip.

Although the aforementioned suggestions reduce debugging problems, some will remain. Long periods of debug can result in an obscuring of the separation of the functions of the two programs. It helps to take periodic breaks to get away from the system and clear the thought processes. Expect to occasionally be confused, be willing to retrace sections of code multiple numbers of times, and the debugging will proceed fairly smoothly.

CONCLUSION

The Serial Peripheral Interface can be used as a tool to innerconnect to MCU with various other MCUs or peripherals, and can be used with any microcomputer. A special case occurs when one, or more, of the MCUs in a circuit do not have SPI capability in hardware. In this case, a simple software routine can be written to perform the SPI. Used in this manner, the SPI eliminates the need for costly, inconvenient parallel expansion buses and Universal Asynchronous Receiver/Transmitters (UARTs) and simplifies the design effort.

```
0001
0002
                              nam spicnt
0003
0004
                              ****** REGISTER ADDRESS DEFINITION *******
0005
0000 0000
                             porta equ
                                            0007 0002
                                            2
                             portc equ
0008 0003
                                            3
                              portd equ
0009 0004
                              ddra
                                            4
                                     equ
0010 0006
                                            6
                             ddrc
                                     equ
0011 000A
                                            $0a
                                     equ
                              spcr
0012 000B
                                            $0b
                                     equ
                              SPSr
0013 000C
                             spdr
                                            $0c
                                     equ
0014 0012
                                            $12
                                     ups
                             ter
0015
0016
0017 00B0
                                     org $b0
0018
0019 00B0
                                     rmb 1
                              rwno
0020 00B1
                              tmpa
                                     rmb 1
0021 00B2
                              dctr
                                     rmb 1
0022 00B3
                              ct1
                                     rmb 1
0023 00B4
                              base
                                     rmb 4
0024 00B8
                              Isb
                                     rmb 1
0025 00B9
                              msb
                                     rmb 1
0026
0027 0020
                                     org
                                            $20
0028
0029
                              ***** KEYPAD LOOKUP TABLE *****
0030
0031 0020
                              kypd
                                     equ
                                            *
0032
0033 0020 07
                                     fcb
                                            $07
0034 0021 04
                                     fcb
                                            $04
0035 0022 01
                                            $01
                                     fcb
0036 0023 00
                                     fcb
                                            $00
0037 0024 08
                                            $08
                                     fcb
0038 0025 05
                                     fcb
                                            $05
0039 0026 02
                                            $02
                                     fcb
0040 0027 DA
                                     fcb
                                           $0a
                                                      disp. temp.
0041 0028 09
                                          $09
                                     fcb
0042 0029 06
                                            $06
                                     fcb
0043 002A 03
                                     fcb
                                            $03
0044 002B DE
                                     fcb
                                            $0e
                                                      set time
0045 002C 0D
                                     fcb
                                            $04
0046 002D OC
                                            $0c
                                     fcb
                                                      PM
0047 002E OF
                                     fcb
                                            $0 f
                                                       disp. time
0048 002F 0B
                                     fcb
                                            $0b
                                                       blank
0049
0050 0100
                                     org $100 program start
0051
0052 D100 9C
                              start
                                      rsp
0053 0101 3F 12
                                      clr tcr
                                                mask timer interrupts
0054 0103 AE 7B
                                      Idx #$7b
0055 0105 BF 02
                                      stx portc initialize port c
0056 0107 AE 7F
                                      ldx #$7f
0057 0109 BF 0A
                                      stx spcr
                                                set spi cont. reg.
0058 010B BF 06
                                      stx ddrc
                                                  set cO as output
0059 010D 3F 00
                                      clr porta clear keypad inputs
                                      Ida #$f0 set up port a
sta ddra a7-a4 out., a0
0060 010F A6 F0
0061 0111 B7 04
                                                  a7-a4 out., a0-a3 in
                                      sei
0062 0113 9B
```

```
0064
                             ** check keypad **
3065
                                     jsr keypad
0066 0114 CD 01 67
                             key
0067 0117 A1 0A
                                     cmp #$Da
                                                 check for disp. temp
0068 0119 27 DE
                                     beg dtmp
0069 011B A1 DE
                                     cmp #$0e
                                                  check for set time
0070 011D 27 2B
                                     beg sttm
0071 011F A1 0F
                                     cmp #$Of
                                                  check for disp. time
0072 0121 27 06
                                     beg dtmp
0073 0123 A1 0B
                                     cmp #$0b
                                                  check for disp. sec
0074 0125 27 02
                                     beg dtmp
0075 0127 20 EB
                                     bra key
                                                 wait for next input
0076
0077
                             ** display temp **
0078
0079 0129 11 02
                             dtmp
                                    bolr O, porto send interrupt for spi
0080 012B CD 01 59
                                     jsr spiwr send byte
0081 012E A1 0A
                                     cmp #$Da
                                                 check for disp. temp.
0082 0130 27 02
                                     beg cir
0083 0132 20 E0
                                     bra key
0084
0085 0134 9A
                             clr
                                   cli
0086 0135 20 DD
                                    bra key
0087
0088
                             ** set time **
0089 0137 CD 01 67
                             nudig jsr keypad
0090 013A A1 DA
                                     cmp #$0a
0091 013C 27 F9
                                    beg nudig
0092 013E A1 0B
                                     cmp #$0b
0093 0140 27 F5
                                               look for valid digit
                                     beg nudia
0094 0142 A1 DE
                                     cmp #$0e
0095 0144 27 F1
                                     beq nudig
                                     cmp #$Of
0096 0146 A1 OF
0097 0148 27 ED
                                     beq nudig
0098 014A 11 02
                                     bolr Opporto send int. for spi
                             sttm
0099 014C CD 01 59
                                     jsr spiwr send value
0100 014F A1 0C
                                     cmp #$Oc check for pm
beq key yes, wait for next input
0101 0151 27 C1
                                     cmp #$Od check for am
beg key yes, wait for
0102 0153 A1 0D
0103 0155 27 BD
                                                 yes, wait for next input
0104 0157 20 DE
                                     bra nudig get next time digit
0105
0106
                             ** spi write subroutine **
0107
0108 0159
                             Spiwr
                                     equ *
                                     sta spdr put data in data reg.
0109 0159 B7 OC
0110 015B OF OB FD
                                     brclr 7, spsr, * wait for end of byte
0111 015E 10 02
                                     bset O,portc
0112 0160 81
                            spiflg rts
                                                 done
0113
5114
                             ** spi read subroutine **
0115
0116 0161
                             spird equ *
                                     stx spdr initiate transfer
0117 0161 BF DC
0118 0163 OF OB FD
                                     brcir 7, spsr, * wait for end of byte
0119 0166 81
                            rdend rts
```

```
0121
                             ** keypad scanning routine **
0122
0123 0167
                             keypad equ *
0124
0125
                             ** 32 msec delay **
0126
0127 0167 A6 20
                                     lda #$20
                                               set up outer loop
                             wtlp
0128 0169 B7 B3
                                     sta ct1
                                                  counter
0129 016B A6 32
                                     lda #$32
                             otlp
                                                  set up inner loop
                                     deca dec. inner loop
0130 0160 4A
                             inlp
                                               when 0,
0131 016E 26 FD
                                     bne inlp
0132 0170 3A B3
                                     dec ct1
                                                  decrement outer loop
0133 0172 26 F7
                                     bne atlp
0134 0174 5F
                                     clrx
                                                 set up row counter
D135 D175 A6 BD
                                     Ida #$80
                                                 check first row
0136 0177 B7 00
                                    sta porta
                                    lda porta check for key and #$Of mask upper nibble
0137 0179 B6 00
                             nxtr
0138 017B A4 OF
0139 017D A1 00
                                     cmp #$00
                                                  look for zero
                                     the debnc branch if have a key
0140 017F 26 09
0141 0181 37 00
                                     asr porta try next row
0142 0183 5C
                                     incx
                                                 decrement row counter
D143 D184 A3 D3
                                     CPX #$03
                                                 check for zero
D144 D186 23 F1
                                     bls nxtr
                                                  test next row
D145 D188 20 DD
                             inval
                                     bra wtlp
                                                  no key pressed
0146
0147
                             ** debounce key input **
0148
0149 018A B7 B1
                             debnc
                                     sta tmpa
                                                 save value
0150 018C BF B0
                                     stx rwno
                                                 save row number
0151 018E A6 FF
                                     lda #$ff
                                                 set up delay
0152 0190 4A
                             loop
                                     deca
0153 0191 26 FD
                                     bne loop
                                                  wait
0154 0193 B6 00
                                                check row again
                                     Ida porta
                                               mask upper nibble
0155 0195 A4 OF
                                     and #$Of
                                                 check for same key
0156 0197 B1 B1
                                     cmp tmpa
0157 0199 26 CC
                                     bne wtlp
                                                  return if invalid
0158
0159
                             ** wait for key release **
0160
0161 019B B6 00
                                     lda porta
                                                 check value
                             wtr
0162 019D A4 OF
                                     and #$Of
                                                 mask upper nibble
0163 019F A1 00
                                     cmp #$00
                                                 look for zero
0164 01A1 26 F8
                                     bne wtr
                                                 wait for release
0165
0166
                             ** decode key value **
0167
0168 01A3 B6 B1
                                     Ida tmpa
                                                 restore value
0169 01A5 5F
                                     clrx
                                                 set up column ctr.
                                                  shift columns
0170 01A6 44
                                     Isra
                             nxtc
0171 01A7 25 03
                                                  branch if have column
                                     bcs cal
0172 01A9 5C
                                     incx
3173 D1AA 20 FA
                                     bra nxtc
                                                  try next column
0174 01AC 58
                                     Islx
                             col
0175 D1AD 58
                                     Islx
                                                 x=4*col. no.
0176 01AE 9F
                                     txa
                                                  place x in a
0177 01AF BB B0
                                     add rwno
                                                  key value =4*col + row
0178 01B1 97
                                                  place a in x
                                     tax
0179 01B2 E6 20
                                     lda kypd,x
                                                  convert to decimal
C180 01B4 B7 B1
                                     sta tmpa
0181 0186 81
                                     rts
0182
```

* is converted to celcius and the leftmost

```
0188
                              * led is blanked.
0189
D190 D1B7
                              r3int
                                      Pau *
0191 01B7 CD 01 61
                                      jsr spird read value
0192 01BA B6 0C
                                      lda spdr
                                                  transfer value to register
0193 01BC AD 20
                                      sub #$20
                                                   subtract 32
0194 01BE 24 05
                                      bhs conv
                                                   if pos. convert
0195 01C0 40
                                      nega
                                                   negate
0196 01C1 AE 0A
                                      Idx #$Oa
0197 01C3 BF B6
                                                 '-' pattern
                                      stx base+2
0198
0199
                              *** temperature conversion ***
0200
                              ** a 16-bit multiply by 5 is performed on the
                              ** value received from the r3. this number
0201
0202
                              ** is then divided by 9.
0203
                                      clr msb
0204 01C5 3F B9
                             CONV
                                                   clear counters
0205 01C7 3F B8
                                      clr 15b
0206 01C9 B7 B8
                                      sta isb
0207 01CB 48
                                      Isla
                                                   multiply by 2
0208 01CC 39 B9
                                                   load overflow into msb
                                      rol msb
0209 01CE 48
                                      Isla
                                                   multiply by 2
0210 01CF 39 B9
                                      rol msb
                                                   load overflow into msb
0211 01D1 BB B8
                                      add Isb
                                                   a contains value x5
0212 0103 24 02
                                      bcc div
0213 01D5 3C B9
                                      inc msb
                                                   if overflow, inc msb
0214 01D7 3F B2
                              div
                                     cir dctr
0215 01D9 B7 B8
                                      sta Isb
0216 01DB 98
                                      cic
0217 01DC 3C B2
                              nxt9
                                      inc detr
0218 01DE B7 B8
                                      sta Isb
0219 01E0 B6 B9
                                      Ida msb
0220 01E2 A2 00
                                      sbc #$00
                                                  subtract borrow from msb
0221 01E4 B7 B9
                                      sta msb
0222 01E6 B6 B8
                                      lda Isb
                                                   count factors of 9
0223 D1E8 AD 09
                                      sub #$09
0224 01EA 24 FD
                                      bcc nxt9
                                                   if no borrow, repeat
0225 01EC 3D B9
                                      tst msb
                                                   if borrow, check for end
0226 D1EE 26 EC
                                      bne nxt9
                                                   repeat if not end
0227
0228
0229
                              ***
                                  end of divide, add last 9 back in and
0230
                                  check remainder for rounding
                              ***
N231
0232 01F0 AB 09
                                      add #$09
                                                   find remainder
0233 01F2 A1 04
                                      CMP #$04
                                                   if greater
0234 01F4 22 02
                                      bhi done
                                                   than 4, round up
0235 01F6 3A B2
                                      dec dctr
0236 01F8 B6 B2
                             done
                                      Ida dctr
0237
0238 01FA AE 0B
                                      ldx #$0b
                                                  blank pattern
                              POS
0239 01FC BF B7
                                      stx base+3 blank most sig. digit
0240
0241
                              **** convert binary value to bcd value ****
0242
0243
                              * the x registers begins with the binary value
0244
                              * and exits with zero. each digit, units, tens
```

```
0245
                             * and hundreds, is stored separately and checked
0246
                            * for a value equal to 10.
0247
0248 01FE 97
                                                 place a into x
0249 01FF 4F
                                    cira
0250 0200 3F B5
                                    clr base+1 clear values
0251 0202 3F B6
                                    clr base+2
0252 0204 5D
                                                 check for end
                             st
                                    tstx
0253 0205 27 17
                                                 if complete, send to r3
                                    beg send
                                    decx
0254 0207 5A
                                                 decrement hex number
0255 0208 4C
                                    inca
                                                 increment decimal number
0256 0209 A1 0A
                                    cmp #$Oa equal to 10?
0257 020B 26 F7
                                    bne st
                                                no, keep going
0258 020D 3C B5
                                    inc base+1 increment tens
0259 020F B6 B5
                                    Ida base+1 test for 10
0260 0211 A1 0A
                                    cmp #$Da
0261 0213 27 03
                                    beg hund
                                                 if equal, set hundreds
0262 0215 4F
                                    clra
                                                 clear ones
                            zero
0263 0216 20 EC
                                    bra st
                                                 count next 10
0264 0218 3F B5
                             hund
                                    clr base+1
                                                 clear tens
                                    inc base+2 increment hundreds
0265 021A 3C B6
0266 021C 20 F7
                                    bra zero
0267
D268
                             * send all digits to 705r3 via spi
0269
                             * start by interrupting r3 and then
0270
                             * sequentially sending four values
0271
0272 021E B7 B4
                            send
                                     sta base
                                                 store ones
0273 0220 B6 B6
                                    Ida base+2
0274 0222 27 OB
                                    beg blk
0275 0224 E6 B4
                            nxtdg
                                    Ida base,x start at base
0276 0226 CD 01 59
                                                 send to r3
                                     jsr spiwr
0277 0229 5C
                                     incx
0278 022A A3 03
                                     cpx #$03
                                                look for end
0279 022C 26 F6
                                    bne nxtdg
                                                 if no, next digit
0280 022E 80
                                    rti
0281 022F A6 0B
                            ЫK
                                    Ida #$0b
0282 0231 B7 B6
                                    sta base+2
0283 0233 20 EF
                                    bra nxtdg
0284
0285
0286
                            *** initialize interrupt vectors ***
0287
D288 1FF4
                                    org $1ff4
0289
0290 1FF4 01 00
                            spivec fdb start
0291 1FF6 01 00
                                    fdb start
                            scivec
0292 1FF8 01 00
                            tmrvec fdb start
0293 1FFA 01 B7
                            irquec fdb r3int
0294 1FFC 01 00
                           swivec fdb start
0295 1FFE 01 00
                            reset fdb start
```

```
0001
                             ru. .u
                                    290
0007 0002
                             portc
                                    equ
0008 0005
                                          5
                             ddrb
                                    ups
0009 0006
                             ddrc
                                    equ
                                           6
0010 0008
                             tdr
                                           8
                                    equ
0011 0009
                                          9
                             tcr
                                    equ
0012 000E
                                         14
                             acr
                                    PP
0013 000F
                             arr
                                    equ
                                         15
0014
0015
0016 0040
                                    org $40
0017
0018
0019 0040
                             wrdat rmb
0020 0041
                             timtmp rmb
                                         1
0021 0042
                                    rmb 1
                             r t
0022 0043
                             ct1
                                         1
                                    rmb
0023 0044
                                         1
                             result rmb
0024 0045
                             res1
                                    rmb
                                         1
0025 0046
                             bitct rmb
0026 0047
                             sec
                                    rmb
                                         1
0027 0048
                                         1
                             segmnt rmb
0028 0049
                                         1
                             pm rmb
0029 004A
                             base
                                   rmb
                                         4
0030
0031 0080
                                    org $80
0032
0033
                             **** display look-up table ****
0034
0035 0080
                             segtab equ *
0036 0080 01
                                    fcb %00000001 0
0037 0081 4F
                                     fcb %01001111 1
0038 0082 12
                                     fcb %00010010 2
0039 0083 06
                                     fcb %00000110 3
0040 0084 4C
                                    fcb %01001100 4
0041 0085 24
                                    fcb %00100100 5
0042 0086 20
                                    fcb %00100000 6
0043 0087 OF
                                    fcb %00001111 7
0044 0088 00
                                    fcb %00000000 8
0045 0089 OC
                                    fcb %00001100 9
0046 008A 7E
                                    fcb %01111110 -
0047 008B 7F
                                    fcb %01111111 blank
0048 008C 7F
                                    fcb %01111111 pm
0049 008D 18
                                     fcb %00011000 p
0050
0051 0090
                                     org $90
                                             program start
0052
0053
                             *** initialize variables ***
0054
0055 0090
                             start equ *
0056 0090 A6 07
                                     Ida #$07
D057 D092 C7 DF 38
                                     sta $f38
                                                   set MOR
0058 0095 A6 FF
                                     Ida #$ff
0059 0097 B7 05
                                     sta ddrb
                                                    set up port b as output
0060 0099 B7 08
                                    sta tdr
                                                    set timer for prescale of 128
0061 009B B7 4A
                                    sta base
0062 009D B7 4B
                                   sta base+1
                                                   blank time display
```

```
0063 009F B7 4C
                                     sta base+2
0064 00A1 B7 4D
                                     sta base+3
0065 00A3 A6 EF
                                     Ida #$ef
0066 00A5 B7 02
                                     sta portc
                                                     set porto to choose msd
0067 00A7 B7 48
                                     sta segmnt
                                     lda #$cf
0068 00A9 A6 CF
0069 00AB B7 06
                                                     set up c0-3,c6,c7 as outputs
                                     sta ddrc
0070 00AD A6 DF
                                     Ida #$Df
0071 00AF B7 09
                                     sta tcr
                                                     unmask timer interrupt
0072 00B1 3F 41
                                     clr timtmp
                                                     start with time disp.
0073 00B3 3F 47
                                     clr sec
                                                     set seconds to zero
0074 00B5 3F 49
                                     clr pm
                                                     start with am
0075 00B7 A6 3B
                                     Ida #$3b
0076 00B9 B7 42
                                     sta ct
                                                     set up timing loops
0077 00BB A6 08
                                     Ida #$08
0078 00BD B7 43
                                     sta ct1
0079 00BF 9A
                                     cli
0080
0081
                                     delay for
0082
0083 00C0 AE FF
                             dlay Idx #$ff
0084 00C2 A6 FF
                                     Ida #$ff
0085 00C4 4A
                                     deca
0086 00C5 26 FD
                                     bne dlay+4
0087 00C7 5A
                                     decx
0088 00C8 26 F8
                                     bne dlay+2
0089
0090
                                     temperature measurement *
0091
0092 00CA 3F DE
                                     clr acr
                                                    clear conv. complete flag
0093 00CC B6 DE
                                     Ida acr
0094 DDCE 2A FC
                                     bpl *-2
0095 0000 B6 OF
                                                   get result
                                     lda arr
0096 00D2 A2 30
                                     sbc #$30
                                                    adjust so 0 deg =$30
0097 00D4 B7 45
                                     sta res1
                                                   store in spi data register
0098 00D6 B6 41
                                     Ida timtmp
0099 00D8 A1 07
                                     cmp #$07
                                                   check for temp. update
0100 00DA 26 E4
                                     bne dlay
0101
0102
                              ***
                                      send temperature value to hc05c4 for
0103
                              *
                                      conversion into celcius. start by
0104
                              *
                                      interrupting the hc05c4 and then transmit
0105
                                     data via the spi.
0106
0107 00DC 9B
0108 00DD 1F 02
                                     bclr 7, portc interrupt hc05c4
0109 00DF CD 01 18
                                     jsr spiwr
                                                    write data to hc05c4
0110 00E2 AE 04
                                     1dx #$04
0111
0112
                                     wait for return data ~ 140 cycles *
                             ¥
0113
0114 DDE4 A6 DB
                                     Ida #$Ob
0115 DOE6 B7 51
                                     sta base+7
0116 DOE8 A6 DE
                                     Ida #$De
0117 DOEA 4A
                                    deca
                             timlp
0118 DOEB 26 FD
                                     bne timlp
0119
0120
                                      get decimal values in celcius from
0121
                                     hc05c4
0122
0123 DOED CD 01 01
                            nxtdg jsr spird
0124 00F0 B6 44
                                                   get value
                                     lda result
```

```
0125 00F2 E7 4A
                                     sta base,x
                                                     Store
0126 00F4 5C
                                     incx
0127 00F5 A3 07
0128 00F7 26 F4
                                     CPX #$07
                                                     check for end
                                     bne nxtdg
0129 00F9 9A
                                     cli
0130 00FA 20 C4
                                     bra dlay
П131
0132
                                      select temperature display **
0133
0134 DDFC A6 D7
                                    Ida #$07
                              temp
0135 ODFE B7 41
                                     sta timtmp choose temp. display
0136 0100 80
                                     rti
D137
0138
П139
                              ****
                                         spi routines ****.
                                     the three pins used for the spi are
0140
                              *
                                                 miso bit 6, portc
mosi bit 5, portc
0141
                              *
0142
                                                 sck
                                                      bit 4, portc
П143
0144
                                     the r3 waits for a high-to-low
0145
                                     transition of the spi clock, which
0146
                                      is provided by the hc05c4 and sent
0147
                                      on portc pin 4. a bit of data is
                                      transferred on each high-to-low
0148
                                      transition of the clock.
0149
0150
0151
                                      spi read *
0152
0153 0101
                              spird equ *
0154 0101 A6 08
                                     lda #$08
0155 0103 B7 46
                                                     set bit counter
                                     sta bitct
0156 0105 08 02 FD
                                     brset 4, portc, * wait for clock transition
                              nxt
0157 0108 0A 02 00
                                     brset 5, portc, str check data status
0158
0159
                                      note: the brset command automatically
0160
                                      sets the carry bit to be equal to the
0161
                                     bit under test
0162
D163 D10B 39 44
                                     rol result store in result
                                     Ida #$02 delay loop
0164 010D A6 02
0165 010F 4A
                                     deca
                              stall
0166 0110 26 FD
                                     bne stall
0167 0112 9D
                                     DOP
D168 D113 3A 46
                                                    check for end of byte
get next bit
                                     dec bitct
                                     bne nxt
0169 0115 26 EE
0170 0117 81
                                     rts
П171
0172
                                     spi write *
0173
                                     data to be sent is in result at
0174
                                      start of write
0175
0176 0118
                              spiwr equ *
0177 0118 A6 08
                                     lda #$08
0178 011A B7 46
                                     sta bitct
                                                     set bit counter
0179 011C 39 45
0180 011E 25 12
                                     rol res1
                                                      shift data
                              agn
                                                      check data status
                                     bcs set1
                                     bolr 6, porto if 0, clear miss
bset 7, porto clear interrupt
0181 0120 1D 02
                                                      if D, clear miso
0182 0122 1E 02
0183 0124 19 02
                                     bolr 4, porto
0184 0126 9D
0185 0127 9D
                                                     timing delay.
0186 0128 08 02 FD
                                    brset 4, portc, * wait for clock trans.
                              tst
```

```
0187 012B 3A 46
                                    dec bitct
                                                    check for end of byte
0188 012D 26 ED
                                    bne agn
0189 012F 1E 02
                                    bset 7, portc
                                                    clear interrupt
0190 0131 81
                                     rts
0191
0192 0132 10 02
                                    bset 6, portc
                                                    if 1, set miso
                             set1
0193 0134 1E 02
                                    bset 7, portc
                                                    clear interrupt
0194 0136 18 02
                                    bset 4, portc
0195 0138 20 EE
                                    bra tst
0196
0197
                             **
                                      initialization of data read via spi **
0198
                             *
0199
                             ¥
                                     a data read is initiated via an interrupt
0200
                             *
                                     from the hc05c4. the value received is
0201
                             ¥
                                     tested to determine which function is
0202
                             *
                                     requested and the processor jumps to the
0203
                             *
                                     proper routine.
0204
0205
0206 013A CD 01 01
                             c4int
                                    jsr spird
                                                    get value
0207 013D A6 03
                                     Ida #$03
0208 013F B7 41
                                     sta timtmp
                                                    choose time
0209 0141 B6 44
                                    Ida result
0210 0143 A1 0A
                                    cmp #$Da
                                                    check for disp temp
0211 0145 27 B5
                                    beg temp
0212 0147 A1 OF
                                    cmp #$0f
                                                    check for display time
D213 D149 27 3C
                                    beg rtry
0214 014B A1 DE
                                    cmp #$0e
                                                    check for set time
0215 014D 27 39
                                    beg cirtm
0216 014F A1 0D
                                    cmp #$Od
                                                    check for am
0217 0151 27 OC
                                    beq am
0218 0153 A1 0B
                                    cmp #$0b
                                                     check for secs
0219 0155 27 6A
                                    beg dsec
0220 0157 A1 0C
                                    cmp #$0c
                                                    check for pm
0221 0159 26 39
                                    bne dia
                                                    no, set digit
0222 015B A6 FF
                                    lda #$ff
                                                    set pm address
0223 015D B7 49
                                    sta pm
0224
0225
                             **
                                      check for valid input **
0226
0227 015F B6 4D
                                    Ida base+3
                             am
                                                    check tens of hours
0228 0161 27 08
                                    beg blhr
                                                    if zero, blank digit
0229 0163 A1 01
                                    cmp #$01
0230 0165 27 46
                                    beg twoc
0231 0167 A1 0B
                                    cmp #$0b
                                                    look for blank
0232 0169 26 48
                                                    if not, blank display
                                    bne blank
0233 016B A6 0B
                             blhr
                                    lda #$Ob
0234 016D B7 4D
                                     sta base+3
                                                    blank tens of hours
0235 016F B6 4B
                             mtn
                                    Ida base+1
                                                    check tens of minutes
0236 0171 A1 05
                                    cmp #$05
                                                    check against 5
D237 D173 22 3E
                                    bhi blank
                                                    if greater, blank display
0238
0239
                                     valid input, set timer counter *
0240
0241 0175 A6 OF
                                    Ida #$Of
0242 0177 B7 09
                                    sta tcr
                                                    unmask timer interrupt
0243 0179 A6 43
                                    Ida #$43
0244 017B B7 42
                                    sta ct
                                                    load inner loop counter
0245 017D A6 06
                                    Ida #$06
0246 017F B7 43
                                    sta ct1
                                                    load outer loop counter
0247 0181 3F 47
                                    cir sec
0248 0183 3F 52
                                    clr base+8
```

```
0249 0185 3F 53
                                   clr base+9
0250 0187 80
                             rtry rti
0251
0252
                                    clear displays *
0253
0254 0188 A6 0B
                                    lda #$Ob
                             clrtm
0255 018A B7 4A
                                    sta base
0256 018C B7 4B
                                    sta base+1
0257 018E B7 4C
                                    sta base+2
0258 0190 B7 4D
                                    sta base+3
0259 0192 20 F3
                                    bra rtry
0260
0261
0262
                             *
                                    input digit *
0263
0264
                             ***
                                      time setting routine ***
0265
                             *
                                    time is inputted left to right
                                     and the end of input is indicated
0266
0267
                             *
                                     be pressing either the am or pm
0268
                                     button. pm is denoted on the
0269
                                     display by lighting the decimal
0270
                                     point. counters are set to zero out
0271
                                     after each second.
0272
0273
0274
0275 0194 9A
                             dig
                                   cli
0276 0195 B6 4C
                                    Ida base+2
0277 0197 B7 4D
                                    sta base+3
0278 0199 B6 4B
                                    Ida base+1
                                                    shift data left one
0279 019B B7 4C
                                    sta base+2
                                                    digit
0280 019D B6 4A
                                    lda base
0281 019F B7 4B
                                    sta base+1
0282 01A1 B6 44
                                    lda result
                                                    enter digit 1
0283 01A3 B7 4A
                                   sta base
0284 01A5 A1 09
                                    CMP #$09
                                                    check for valid digit
0285 01A7 22 DE
                                    bhi rtry
0286 01A9 B7 4A
                                    sta base
0287 01AB 20 DA
                                    bra rtry
                                                   get next number
0288
0289
                                    check if time less than 12 p'clock
0290
                                    blank display if not
0291
0292 01AD B6 4C
                                  lda base+2
                                                  check hours units
                            twoc
0293 01AF A1 02
                                    cmp #$02
0294 01B1 23 BC
                                    bls mtn
                                                    okay, check tens of min.
0295 01B3 3F 4D
                            blank clr base+3
0296 01B5 3F 4C
                                    clr base+2
0297 01B7 A6 0D
                                    lda #$Od
0298 01B9 B7 4B
                                    sta base+1
                                                   send error message
0299 01BB A6 05
                                    Ida #$05
0300 01BD B7 4A
                                    sta base
0301 01BF 20 C6
                                    bra rtry
0302
0303
                             **** seconds display ****
0304
                             * blank first two leds
0305
0306 01C1 B7 41
                            dsec sta timtmp
                                                  set timtmp to $0b
0307 01C3 B7 55
                                   sta base+$b
                                                  blank 1st two leds
0308 01C5 B7 54
                                   sta base+$a
0309 0107 80
                                    rti
0310
```

```
0311
0312
                             ****
                                         display routine ****
D313
0314
                                     displays are refreshed every
П315
                                     when a timer interrupt occurs. the
0316
                                     most significant digit is displayed
0317
                                     first. at the conclusion of each
0318
                                     minute, the time is updated
0319
0320
0321 01C8
                             tmrint equ *
0322
0323 0108 99
                                    Sec
                                                  choose time or temp
0324 01C9 BE 41
                                    Idx timtmp
0325 01CB A6 FF
                                    lda #$ff
                                                    blank displays
0326 01CD B7 01
                                                    send to leds
                                    sta portb
0327 01CF 36 48
                                                    select display
                                    ror segmnt
0328 01D1 25 04
                                    bcs min2
                                                    look for restart
0329
0330
0331 0103 A6 F7
                                    lda #$f7
                                                    restart with msd
0332 01D5 B7 48
                                    sta segmnt
0333 01D7 E6 4A
                            min2 Ida base,x
                                                    load a with minutes
0334 01D9 5A
                                    derx
                                                    point to next digit
0335 01DA 02 48 02
                                    brset 1, segmnt, hrs1 check hours units
D336 D1DD E6 4A
                                                    load a with tens of min.
                                    lda base,x
0337 01DF 5A
                            hrs1
                                    decx
                                                    point to next digit
0338 01E0 04 48 02
                                    brset 2, segmnt, hrs2 check tens of hrs.
0339 01E3 E6 4A
                                    Ida base,x load a with hours units
0340 01E5 5A
                             hrs2
                                    decx
                                                    point to next digit
0341 01E6 06 48 02
                                    brset 3, segmnt, disp display value
0342 01E9 E6 4A
                                    Ida base,x load a with tens of hrs
0343 01EB A4 DF
                                    and #$0f
                             disp
                                                    mask upper nibble
0344 D1ED 97
                                    tax
                                                    set x equal to a
                                    ldx segtab,x display value table stx portb enable display drivers
0345 D1EE EE 80
0346 01F0 BF 01
                                    lda segmnt
0347 01F2 B6 48
0348 01F4 B7 02
                                    sta portc
                                                    enable display
0349
0350
                             **
                                     count display refreshes. 402 refreshes
0351
                             *
                                     equals one second. after 402 refreshes,
0352
                                    update clock
0353
0354
0355 01F6 A6 10
                                    Ida #$10
                                                    set timer to interrupt
0356 D1F8 B7 D8
                                    sta tdr
                                                    after 2048 cycles
0357 D1FA A6 DF
                                    lda #$Of
0358 01FC B7 09
                                    sta tcr
                                                    reset timer interrupt flag
0359 D1FE 3A 42
                                    dec ct
                                                    decrement inner loop
0360 0200 26 08
                                    bne ret
0361 0202 A6 3B
                                    1da #$3b
                                                   reset inner loop
0362 0204 B7 42
                                    sta ct
0363 0206 3A 43
                                    dec ct1
                                                    decrement outer loop
0364 0208 27 01
                                    beg tmchg
                                                    if one sec., to time change
0365 020A 80
                             ret
0366
0367
                             ****
                                        time change routine ****
0368
                                     when 60 seconds are counted,
0369
                             *
                                     increase minutes by one, if
0370
                                     necessary, blank minutes and increase
                             *
0371
                             *
                                     hours. change am/pm if needed.
0372
```

חדקד				
0373	1		V	
0374 020B	tmchg			
0375 020B 3C 47			sec	increase seconds
0376 020D 3C 52			base+8	inc. secs. units
0377 020F B6 52			base+8	
0378 0211 A1 0A			#\$Da	look for ten
0379 0213 27 38			tens	if yes, inc. tens
0380 0215 A6 3C	minck	Ida	#\$3c	look for a minute
0381 0217 B1 47		CMP	sec	
0382 0219 26 54		bne	ret1	wait for next second
0383 021B 3F 47		clr	sec	
0384 021D 3F 53			base+9	zero display
0385 021F B6 4A			base	check min. units
0386 0221 A1 09			#\$09	less than 9?
0387 0223 26 20			inm1	increase
0388 0225 3F 4A			base	min. units = 0
0389 0227 B6 4B		0 000	base+1	check tens of min.
0390 0229 A1 05			#\$05	less than 5?
0391 022B 26 1C		200	inm2	increase
0392 022D 3F 4B		clr	base+1	tens of min =0
0393 022F B6 4D		Ida	base+3	check tens of hrs.
0394 0231 A1 OB		CMP	#\$Db	look for blank
0395 0233 27 1E		beq	hrck	less than 10:00
0396 0235 B6 4C		Ida	base+2	check hrs. units
0397 0237 A1 02			#\$02	less than 2?
0398 0239 26 2A			inhr1a	increase
0399 023B A6 0B			#\$Db	Therease
0400 023D B7 4D			base+3	set time to 1:00
		200		set time to 1.00
0401 023F A6 01			#\$01	
0402 0241 B7 4C		-	base+2	
0403 0243 20 2A		bra	ret1	done
0404 0245 3C 4A	inm1	inc	base	increase min. units
0405 0247 20 26		bra	ret1	done
0406 0249 3C 4B	inm2	inc	base+1	increase tens of min.
0407 024B 20 22		bra	ret1	
0408				
0409 024D 3F 52	tens	clr	base+8	zero sec. units
0410 024F 3C 53			base+9	inc sec. tens
0411 0251 20 C2			minck	THE SEE. CENS
0412		חום	MITTICK	
0412	v			w
	*	Ini	crease hours	*
0414				
0415 0253 B6 4C	hrck		base+2	check hours units
0416 0255 A1 09				less than 9?
0417 0257 26 08			inhr1	increase
0418 0259 3F 4C		clr	base+2	hours units =0
0419 025B 3F 4D		clr	base+3	
0420 025D 3C 4D		inc	base+3	tens of hours =1
0421 025F 20 0E		bra	ret1	done
D422 D261 3C 4C	inhr1		base+2	increase hours units
0423 0263 20 0A			ret1	done
0424 0265 3C 4C	inhr1a		base+2	increase hours units
D425 D267 B6 4C	24		base+2	check value
D426 D267 A1 D2			#\$02	for 12:00
0427 026B 26 9D			ret	no, done
0428 026D 33 49			Pm ##7	switch pm indicator
0429 026F A6 3B	ret1		#\$3b	
0430 0271 B7 42			ct	reset inner loop counter
0431 0273 A6 08			#\$08	
0432 0275 B7 43			ct1	reset outer loop counter
0433 0277 80		rti		
0434				

0435 initialize interrupt vectors *** 0436 *** 0437 0438 DFF8 org \$ff8 0439 0440 OFF8 01 C8 tmrvec fdb tmrint 0441 OFFA 01 3A intveq fdb c4int 0442 OFFC 00 90 swiveq fdb start 0443 OFFE 00 90 reset fdb start

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.



MOTOROLA

A22501 PRINTED IN USA 12-87 IMPERIAL LITHO C53127 18,000 YGAC

AN991